Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Non-synthesizable can also mean the compiler could convert the HDL into hardware, but for some reason it doesn't do it, usually because it requires too much effort, or the target hardware doesn't adequately support it. Common examples are floating-point arithmetic and precise time delays.
The statement which directly can be used to generate the Hardware called as Synthesizable statments.
The statements which can't make any hardware is known as Non-synthesizable.
Ex: wait, after statements.
They can not generate any hardware. See for generating delay we have counter. So 'wait' as such will not do anything. As far simulation is concern it will show you same output but after synthesis it will not.