tleonard
Newbie level 1
I want to use Synplify to synthesize from SystemVerilog source to a netlist that has only a few types of primitives (AND, OR, XOR, NOT -- the design should be entirely combinatorial so I shouldn't even need flops), so I can do logical analysis of the design. Is there a way to get Synplify to do that?
