feel_on_on
Full Member level 5
when i synthesis a design with Design compiler, if the design work in 62.5 MHz, do i ought to create_clock -period 16ns ? or i ought to create_clock -period more short than 16ns ? There should keep a slack on work frequency ?