Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Synthesis, DFT and P&R. What is the order?

Status
Not open for further replies.

monsoom

Newbie level 3
Joined
Oct 12, 2004
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Nanjing
Activity points
75
If the following steps are needed in the design flow using Synopsys synthesis tools. What's the order of the steps?

1. Initial synthesis to get a primary netlist.
2. Initial placing and routing to get the net delay imformation.
3. Back annotation and generating wire load model.
4. Detail synthesis.
5. Detail placing and routing.
6. Local-based optimization.
7. Boundray scan inserting.(JTAG)
8. Internal scan inserting.(full-scan)
9. Boundary scan ATPG.
9. Internal scan ATPG.

No.1 is the first step of course, but what next? When to do DFT synthesis? Which scan inserting must do first, internal scan inserting or boundray scan inserting? Will local-based optimization change the scan chain of the design? When to do ATPG?

I am rather confused with the flow when using the Synopsys synthesis tools. Please give me some advices. Thanks in advance!
 

There are different flow you can follow by uing DC&DFTC according to the state of your design(unmapped,mapped, sc already existing). I suggest you can find what you want in the document DFT_Plan_UG of SOLD(synopsys onlie ducument). There are three flow diagrams which can help you understand it more clearly.
 

Many company hava its own design flow,but most of these are identical .As for DFT, I think boundray scan inserting is necessery
 

you may select the physical compile! It is a useful tool!
and your flow, the order shall be as follow:
1.Internal scan inserting.(full-scan)
2 Internal scan ATPG.
3Boundary scan ATPG.
4Boundray scan inserting.(JTAG)
5 synthesis to get a fulll netlist.
6. Initial placing and routing to get the net delay imformation.
7 timing analysis
8. Detail placing and routing
9 Back annotatio and generating wire load model.
 

final DFT should be done with detail synthesis before final place and route.
final ATPG should be done after detail place and route.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top