Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Synthesis constraints - confused about period constraints

Status
Not open for further replies.

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
52
Trophy points
1,308
Location
USA
Activity points
3,043
Synthesis Constraints

I am slightly confused about period constraints?
I am in the design exploration phase. I don't know what is the highest clock frequency my design can work with.

How do i quickly find out such details in the FPGA design flow? And once i find out such details, do i have to write constraint file?

Please help precisely :)
 

nareshgtr

Member level 3
Joined
Feb 17, 2007
Messages
62
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
Bangalore
Activity points
1,680
Re: Synthesis Constraints

You need not write constrain file. Use GUI for frequency setting in tool. Set the required frequency verify all timings(setup, hold time). For maximum operating frquency keep increasing the frequency step-by-step, until you find negative slack.
Regards
V. Naresh Kumar
 

    tariq786

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top