Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys Design vision 2011.09 -Design Rule Constraints

Status
Not open for further replies.
S

sudeep_

Member level 1
Member level 1
Joined
Jul 31, 2013
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Visit site
Activity points
261
Hi,

i would like to get the low standard cell size for basic inverter, but am getting little higher.

How do i reduce the standard cell size(Trnasistor size up to Pmos -0.5uW/0.65)?

also our software has no these Maximum (and minimum) capacitance, Cell degradation in Design Rule Constraints.

Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top