synchronous vs asynchronous

Status
Not open for further replies.

anoop12

Member level 5
Joined
Nov 29, 2006
Messages
89
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,867
Hi,
can anyone differentiate between synchronous and asynchronous signals in terms of VHDL
regards
 

if clk is used then synchronous otherwise asynchronous.

if clk'event and clk='1' then
y<= x;
z<=k;

;;;;synchronous.
 

Signals controlled by the clock event is called as synchronous.


If the internal signal driven by the other signal which comes under the clock then first signal will also became the synchronous
 

Hi.

Synchronous reset in VHDL.

if (clk'event and clk='1') then
if reset = '1' then
---
elsif
-----
end if;
end if;

Asynchronous reset in VHDL

if reset='1' then
-------
elsif clk'event and clk='1' then
---------
end if;

Hope it helps

Thanks
 

the important thing is not the difference between sync and async signals.... are preparing an interview?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…