Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As a prerequisite, both processors should use the same PWM clock source (or same main clock) and identical frequency dividers. Then the problem reduces to resetting both PWM timers simultaneously or resetting one depending a sync signal of the other. There should be at least one signal connection providing the sync feature, everything else has to be done in software.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
