Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Symmetrical Load Ring Oscillator Design

Status
Not open for further replies.

ccw27

Full Member level 5
Joined
Oct 13, 2004
Messages
267
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
2,558
Can anyone offer me tips on how to size the transistors for the buffer stage shown, particularly the PMOS transistors because I am having a hard time keeping PMOS load in triode and PMOS diode in saturation.

I am trying to build a four stage ring oscillator. From my calculations I need at least a Gain of 1.4 in each delay cell and I am targeting an oscillating frequency of 250 MHz.

Any help or links or papers will be appreciated.

Thanks
 

you can make bufer transistors with smaler width because you will increase parasitics capacitance and this can make frequency shift
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top