Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Symmetric load in Voltage controlled delay line

Status
Not open for further replies.

coolsaurabhsonu

Junior Member level 1
Junior Member level 1
Joined
Jan 10, 2011
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,413
Hi All,

I just want to know about symmetric load, how it works.
Why it is termed as a symmetric load , even it's not at all symmetric across its voltage swing.
and it's not even acting as a linear resistor.
but people are reporting this as a resistor which can acts as a variable resistor for voltage controlled delay line design in DLL.

Please help me solve this problem by providing some mathematical analysis or some paper which can give some details analysis on symmetric load.

Thanks in advance.

Untitled.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top