Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SystemVerilog

SystemVerilog
S

SystemVerilog

Public Group
  1. About
  2. News feed
  3. Discussions
  4. Members
  5. Events
  6. Resources
  7. Media

Share this group

Quick Overview

Category
Uncategorized
Language
Total members
85
Total events
0
Total discussions
9
Total views
21K
Total albums
0

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

SystemVerilog

[SVA] signal rise and stay stable -> how to write an assertion?

Status
Not open for further replies.
ivlsi

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

How can I write an assertion for a signal, which should rise within between 10 to 20 cycles and stay stable (HIGH) until the assertion will be disabled?

Thank you!
 

Status
Not open for further replies.

Similar threads

Top