Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

supermesh and supernode

Not open for further replies.


Full Member level 5
Apr 18, 2011
Reaction score
Trophy points
Activity points
Mesh analysis and supermesh:
In mesh analysis we apply KVL. Voltage sources offer no problem and the same is true of current source when it exists ONLY in one mesh. As a side note, a mesh is a loop which does not contain any other loop within itself. The problem arises when the current source (independent or dependent) exists between two meshes. So, then to solve the circuit a supermesh is created by excluding the current source and any elements connected in series with it.

Nodal analysis and supernode:
In nodal analysis we use KCL. Therefore, the number of current sources and their placement does not offer problem and the same is true when the voltage source is connected between the reference node (at 0V) and the nonreference node; we simply set the voltage at the nonreference node equal to the voltage of the voltage source. The problem arises when the voltage source (independent or dependent) is connected between two two nonreference nodes. Then, to solve the circuit a supernode is formed by enclosing the voltage source between the two nonreference nodes and any element connected in parallel with it.

Please correct or modify the text above if you think I have missed on something important, so that I don't run into trouble while doing the problems. Thanks

Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com