Hi all...
Generally speaking..al thing must be turn into netlist before it can be simulate but advancement in tools make it posible that the tools itself generate it for u.
Well in my SAR-ADC case...my partner can generate the netlist from verilog. there is some reason for this :
1. SAR and all ADC is considered as MIxed Signal System..coz there is an analogue part and digital part ( the SAR logic ). Analog Circuit need to done from scratch...either netlist or schematic entry...from circuit design to layout everything is manual, unless you have a library that has various type of device with various spec.
2. Simply becasue my analogue comparator, sample and hold and DAC is in netlist...so to integrate our part to become complete SAR-ADC everything must be in same format..in this case the netlist.
Added after 7 minutes:
As i always said..this is only for refference...copy on the design is prohibitted