Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

strongarm comparator

barbs2021

Newbie level 5
Joined
Jun 27, 2021
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
98
Good day,

I am trying to simulate a strongARM comparator. As shown below, the inputs are indicated as Vin and Vref. In my testbench, I used vsource with a dc voltage of 1.8V for Vref and 1.8V sine wave (vsource) set at a frequency of 10 MHz for initial testing. Simulation is done using 180nm CMOS technology in SYNOPSYS Custom Designer Tool. Is this the right thing to do? I need corrections and suggestions. Hoping for kind and constructive response.


str.png
 

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,304
Helped
514
Reputation
1,028
Reaction score
468
Trophy points
1,363
Location
US
Activity points
10,760
What is your supply? What is your clock? Don't you think that showing some graphical information of your stimuli will go a long way?
 

barbs2021

Newbie level 5
Joined
Jun 27, 2021
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
98
What is your supply? What is your clock? Don't you think that showing some graphical information of your stimuli will go a long way?
My supply voltage is 1.8 V. I'm still not quite sure how the width and length of transistors should be designed so as to allow the comparator to operate at higher frequencies. Having said that, as for the moment I set the clock with 50 % duty cycle at 25 MHz.
 

guntherleet

Newbie level 6
Joined
May 12, 2019
Messages
11
Helped
4
Reputation
8
Reaction score
1
Trophy points
3
Activity points
140
Things you can consider checking are:
CM sensitivity - how input signal CM effect decision time/resolution
The effect of the frequency of the different phases(CLK)
The sizing of positive FB transistors and the parasitic capacitance on the output node should limit your comparator speed
Noise injection from CLK's switches could be very harmful.
Check the mismatch between comparator's branches, maybe apply some calibration method
the strongarm doesn't produce rail to rail output, maybe something to consider?
 

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,304
Helped
514
Reputation
1,028
Reaction score
468
Trophy points
1,363
Location
US
Activity points
10,760
My supply voltage is 1.8 V. I'm still not quite sure how the width and length of transistors should be designed so as to allow the comparator to operate at higher frequencies. Having said that, as for the moment I set the clock with 50 % duty cycle at 25 MHз

So, you are saying the supply is 1.8V and you are setting Vref=1.8V with a sine wave amplitude of 1.8V and you expect the comparator to toggle?
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top