Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm guessing this represents some parasitics, is all.
Where those parasitics bleed / return charge to, is
going to affect read times and so on. It looks like a
pretty trivially-sized device and is only representing
some capacitance.
Sometimes you put those ports in for design purposes
(observability in simulation) and it's not worth the
time to take them back out just to not confuse others.
hi dick_freebird ,thanks for your reply,I'm afraid this does not represent the parasitic cap,because the data line from the control logic is connected to the port PB,so,this port may have some relationship with programming, is that possible?
I think it could be a PRESET input. By applying a voltage step to VDD resp. to GND to this input, one can inject or remove a certain amount of charge to/from the gate, so generating a required preset condition.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
