Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Strange signals in DDR IP, i.e. READ_EN_IN or READ_EN_OUT

Status
Not open for further replies.
Romanp

Romanp

Member level 4
Joined
Dec 1, 2002
Messages
74
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Activity points
474
DDR IP

Hi,
DDR IP, produced by Xilinx MIG placed some strange signals in the *.usf.
For example: READ_EN_IN or READ_EN_OUT or PASS.

Anybody knows what is it?

Roman
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top