Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Strange problem with PP layer

Status
Not open for further replies.

dirac16

Member level 5
Member level 5
Joined
Jan 20, 2021
Messages
87
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
677
I am trying to lay out a simple CMOS inverter. I successfully drew the layout for NMOS. However for PMOS transistor I got a strange problem: The problem is when I surround PMOS active region with PP layer then all of a sudden the drain and oxide diffusion layer get connected to VDD! That is a pretty strange behavior and don't know why it happens. The following two pictures show PMOS layout before and after adding PP layer.

beforePP.png


afterPP.png


If you also look even more carefully you could notice that the NP layer surrounding the bulk terminal has also made the oxide short to VDD! So the issue is not peculiar to PP layer only.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top