Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Strange "naming" for cell in DC

Status
Not open for further replies.

Atre

Full Member level 1
Joined
Jul 15, 2002
Messages
99
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
Eindhoven, the Netherlands
Activity points
719
Hello,

I've encountered a "strange" behaviour of DC, when I read in a netlist. For example, in original netlist I have something like this:

AND2 i_353 (..);

After I read the netlist in dc, I get something like this:
the old name i_353 becomes AND2_i_353.

How can I instruct DC not to include in the instances name the refferenced name? I think it might be a matter of a variable or something, I can't figure out which one.

Thanks in advance!

Added after 1 hours 9 minutes:

Atre said:
Hello,

I've encountered a "strange" behaviour of DC, when I read in a netlist. For example, in original netlist I have something like this:

AND2 i_353 (..);

After I read the netlist in dc, I get something like this:
the old name i_353 becomes AND2_i_353.

How can I instruct DC not to include in the instances name the refferenced name? I think it might be a matter of a variable or something, I can't figure out which one.

Thanks in advance!

Problem solved :-D
set hdlin_verbose_cell_naming false

Hope this helps (it did for me)
 

You should run the command : man change_name*
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top