Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
other logic states are also there as well say for example 'z' is high impedencce used mostly for bus probing,then a unknown state means the voltage level is in between high and low logic so undetermined then then the case with weak 1 and 0 more prone to noise than the strong one.hence bobth std_logic as wll as bit type are used
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
