Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Static power reduction in CMOS.

Status
Not open for further replies.

rajaslm86

Newbie level 2
Joined
Oct 30, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
How to reduce static power in CMOS.

What are the techniques used to reduce static power.
 

Static power is a function of the process and transistor type. You can reduce it by:

1. Using a low-leakage process.
2. Selecting cells that have high Vt (threshold voltage) transistors if available.
3. Use voltage islands and shut down islands not in use.
4. Use fewer gates / transistors.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top