Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Standard load in 0.6 um CMOS process for level 49 model

Status
Not open for further replies.
A

acidwabbit

Newbie level 6
Joined
Sep 27, 2005
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,399
Can someone help me with what is the standard load (capacitive) normally assumed for say in ASIC library design if i'm going to make some basic gates for the above mentioned process
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top