Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can't check DDR SDRAM interface timing using
STAMP models, or any other Primetime models for
that matter. In order to get good results the IO timing needs to be simulated using a good model
of the bonding wire, package trace and board trace
behaviour, using spice in order to determine if the
IO timing is met. Primetime is meant to be used for
on chip timing mainly, certainly not fast interfaces
like DDR SDRAM.