Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Stages of high speed comparator

Status
Not open for further replies.

carlson

Member level 3
Joined
Mar 11, 2005
Messages
61
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,695
Hi, all!
There are ofter 3 stages comparator in the high speed comparator.
They are preamplifer stage,decision stage,output stage.
And I have the 2 questions.
1. What about the specifications for the 3 stages (for example gain et.)?
2. Is there any architechture for decision stage (for example postitive feedback)?
Can the decision stage without positive feedback be used? If yes, what are the specitial specification for it?

Best Regards
 

If the 3 stage, first and second stage use diode-connected load op. the third stage use latch(positive feedback).
The two front end op are low gain high speed.(if the gain high it's speed will be low).
latch's resoution low, speed high, so need preamplifer)
 

Thanks!
And I saw a high speed comparator.
The first stage is resistive load comparator. The second stage use the two diff amp.
And the third stage use the diff amp. But this does not use latch.
why?
 

U can design like that. But if the third stage is high gain(gain too high) it is bandwith will be low. U shoule take care it.
You'd tell your comparator's spec. Such as the speed, resolution.
 

martin's book can tell you how to do
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top