Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

stability simulation setup for Bandgap..

Status
Not open for further replies.

bharatsmile2007

Full Member level 3
Joined
Sep 19, 2007
Messages
179
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,306
Hi..

can any one tell me the simualtion setup for finding out the stability of the BGR?

Pls find the schematic i used....

Thanks
 

I use "iprobe" to analysis the stability of the BGR.
Any other methods?
 

I will do the tranisent simulation to test if it
is stable when power on.
Please take attention to the startup with different
rate of power on.
 

Replace the short between node VBE and the gate of TP8 with a dc voltage source (V1) with dc=0. Do a STB analysis pointing to V1. This should tell you the dc gain, PM and GM of the loop.
To confirm it in the time domain, apply a small step disturbance on the supply (when the nodes are stable) and see how various nodes jump and settle.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top