Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Stability of sample and hold circuit

Status
Not open for further replies.

pseudockb

Member level 5
Joined
Aug 4, 2004
Messages
89
Helped
8
Reputation
16
Reaction score
1
Trophy points
1,288
Activity points
908
Hi, I was wondering if it is neccessary to do a stability check on the circuit in hold mode? My thinking is that since there is a holding capacitor in the feedback loop, the loop is broken (from dc point of view). And also the capacitor is there to hold the charges and there should not be any flow of charges in hold mode. Please comment on it. Thanks!
 

chungming

Full Member level 1
Joined
Mar 23, 2006
Messages
97
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
2,041
You can use spectre to perform PSS analysis.
This can simulate switched cap stability.
 

lladnar23

Full Member level 4
Joined
Mar 20, 2006
Messages
197
Helped
36
Reputation
72
Reaction score
3
Trophy points
1,298
Activity points
2,482
It won't be a problem since you shouldn't be staying in the hold mode long enough for the charge on the cap to leak or be changed... The feedback factor is C/(C+Cin) where cin is the opamp input capacitance... so use that for your stability analysis
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top