Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

STA Tool. any other way if Time Opt fails?

Status
Not open for further replies.
M

mohdfayez

Junior Member level 2
Junior Member level 2
Joined
Jun 29, 2007
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,417
Please reply guyz

hi, the STA tool checks for WNS and number of violating paths. can anyone tell me what are the other ways to correct slack and violating paths even if the tool fails to remove these paths after timing optimization?

Added after 1 minutes:

question2: How can we calculate the delay through that violating path in such case?

Help appreciated

Added after 39 minutes:

Hey please help me guyz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top