Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[STA] Propagation Delay over cells & NLDM tables

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

As far as I know, Propagation Delays over the STD cells are calculated using the NLDM tables. But, in which phase - during logic synthesis (Pre-P&R) or during P&R or in both cases?

Thank you!
 

Kuxx

Junior Member level 1
Joined
Nov 22, 2011
Messages
18
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
Moscow, Russia
Activity points
1,423
Hi ivlsi,

STD cells are blackboxes for synthesizer and for P&R tools. They're usually described as separate timing-power model with NLDM tables (or with extensions - CCS, ECSM) and geometric abstract information for P&R tools. Each STA tool uses propagation delays from timing library regardless of project stage - pre- or layout stage. The difference in timing calculation at the synthesis stage and layout stage is that in synthesis stage there are no information about interconnections between cells and timing calculation is based on wireload models or something like that. But at the layout stage it is possible to extract parasitic values and obtain more accurate data.

Hope it was helpful.

Best regards,
Kuxx.
 

Prashanthanilm

Full Member level 5
Joined
Aug 24, 2012
Messages
303
Helped
36
Reputation
72
Reaction score
36
Trophy points
1,308
Activity points
2,950
Both Pre and Post Layout , Delay calculation is used.

why Delay Calculation in Pre - Layout stage?.
-To get the information about any violations in the library and to fix it in the first place. Definitely this will not cover all the parasitic information and hence the information will not be accurate. But using this will help to eliminate few errors in the early stage.

Delay calculation in Post Layout stage?.
This will have the information on Parasitic and interconnect delay.

Hence the Calculation is done in both the process stage.

Thank you,
Prashanth M
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top