1): It seems there is a command called: "set_clock_gating_check". And by default, DC/PT will check the clock gating celling setup/hold requirement, which are all set to "0".
2): For scenarios, I think it's PVT+chip working mode (such as function mode, scan mode, MBIST mode)