Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SRAM-based FPGA design question

Status
Not open for further replies.

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
Hi friends,

what is the definition of the "skew" in timing constraints and what is its importance?
regards,
 

CCDesigner

Newbie level 4
Joined
Dec 31, 2010
Messages
5
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,310
Skew is the time, typically measured between two signals, or groups of signals. Skew plays a big roll when it comes to designing an interface. In regards to FPGA's, the majority of designs are synchronous. So for example, lets say you have an FPGA FLASH interface and you are generating the control signals. Skew can be a measurement between the clock edge and the FLASH enable, or between the FLASH enable and the Write enable.

An easier explanation might be if you have a signal inside the FPGA that is driven by internal logic and it goes to an external pin it will have a delay before the signal gets to the pin. Take that same signal and now split it and route it out 2 different pins. Each signal will have a different delay between the logic and the pin. If you measure the time delay difference between the two pins you would get your skew.

Skew is important when you have a time dependency between the signals. Maybe Signal A has to be at an external chip at time 20 ns (max) before Signal B and they are triggered on the same clock edge. If you find out you have a skew of 50 ns because of how the FPGA routed it, then you just failed spec..
 

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
Thank you for this great explanation, so my second question is can we medeled a skew (delay fault) with recent FPGA and ISE tool

regards!
 

CCDesigner

Newbie level 4
Joined
Dec 31, 2010
Messages
5
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,310
Medeled?

Did you mean modeled?

If you are simulation in the tool, yes you can model it. You can even add delays to individual signals in the FPGA code.
 

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
yes I mean modeled, so you have told that I can add delays to signal have you an example or docs

thank you for your help in advance!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top