Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SRAM Access Time in Hspice

Status
Not open for further replies.

electronics20

Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,888
Dear all
How to measure SRAM access time by hspice? plz help me.
Many Thanks in advance
 

Valid clock edge ---> output valid
 

Apply a valid address, which selects - via the address decoder - the respective address line and bit lines. After the setUp time you apply an input clock. The time from the active clock edge until the address bits show their valid values is the access time (read access).

There are also self timed SRAMs, where an address transition initiates memory operation. In that case the access time is from address valid to address content output valid.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top