Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SPI BUFFER Working Explanation

Status
Not open for further replies.

jovin555

Advanced Member level 4
Full Member level 1
Joined
May 20, 2012
Messages
115
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
2,036
Can anyone explain me the working of the following buffer.what is the purpose of this bufferand also the timing diagram at page 5?
 

Attachments

  • sn74lvc3g07.pdf
    837.4 KB · Views: 81

Looks like this buffer is used in SPI for providing distanced communication or for stable communication.. The timing diagram says the buffer IC maximum takes 3.7 ns at 3.3V between switching the outputs, It allows you to use this IC upto 100MHz SPI rate..
 

Both Diagrams.Also why we have to use this buffer for SPI communication?is there any importance for bus capacitance in this?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top