Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] SPEF parasitic capacitance

Status
Not open for further replies.

Amir Yazdanbakhsh

Newbie level 5
Joined
Jun 18, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
66
Hi guys,

I find to calculate the input capacitance of all the nodes in the library varying the operating condition. Here what I've got from different peoples:

1) I can get them by doing spice simulation (.option cabtab). It will prints the capcitance of each node based on the input values.

2) I can get them by putting a voltage source and a resistance between that node and ground and doing some analysis to find the capcitance.

3) I can get the capacitance from the SPEF file (I don't think this one is correct). As far as I know SPEF only gives the net parasitic capacitance (Correct me if I am wrong?)

I would appreciate if someone help me about it.

Thanks
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
327
Trophy points
1,363
Location
Marin
Activity points
8,522
Well, I don't understand your issue ?

which tools do you used to generate the SPEF?

Why you don't rely on it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top