Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Spectre: Verilog-A Sweep Problem

Status
Not open for further replies.

dshoter13

Member level 4
Joined
Oct 20, 2014
Messages
72
Helped
4
Reputation
8
Reaction score
4
Trophy points
8
Activity points
619
Hi.
I have a verilog-A block in Spectre, and I want to perform a sweep in one of the variables of the block. Let's say that the variable name is X. When I choose the sweep option inside the analyses, I select "Component Parameter", and them give the name of my parameter.. I declared X as parameter.. But I'm getting the following error: "Real Value expected for parameter 'X'".

Any one knows how I can do this sweep?

Thank for your time.

With best regards.
 

First, be sure this variable doesn't cause you trouble in a
non-swept (single OP) simulation. If it does then look to
variable declaration, may have to make it global / exported
or something?

Also try assigning a default value within the initial declaration
if it appears that the variable being uninitialized might be
the complaint.

I'm pretty sure I have passed variables into veriloga blocks
in the past. So I don't think variables-passing is inherently
broken. But you might need to loop (parametric analysis)
rather than sweep a variable that's down in a veriloga block,
Spectre may not "own" that level of variable to be able to
sweep (rather than step, by passing value) it (?). Give a
parametric analysis loop a try and see whether it works.
 

First, be sure this variable doesn't cause you trouble in a
non-swept (single OP) simulation. If it does then look to
variable declaration, may have to make it global / exported
or something?

Also try assigning a default value within the initial declaration
if it appears that the variable being uninitialized might be
the complaint.

I'm pretty sure I have passed variables into veriloga blocks
in the past. So I don't think variables-passing is inherently
broken. But you might need to loop (parametric analysis)
rather than sweep a variable that's down in a veriloga block,
Spectre may not "own" that level of variable to be able to
sweep (rather than step, by passing value) it (?). Give a
parametric analysis loop a try and see whether it works.

I'm going to try that. I'm going to change the variable type also. I always initialize the variable.

Thanks for your time.

With best regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top