Source Verilog examples on implementation of Enhanced UART

Status
Not open for further replies.
B

bb12mpc

Newbie level 5
Joined
Mar 15, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,336
Enhanced UART

I am now converting a standard UART to "enhanced" UART which has new features of fram error correction, multiple slave hook up... Can anyone share any example of source verilog on this implementation? Thanks!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…