Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Source III's 10.1 Release is Live - Industry Leading Vector Translation Software

Status
Not open for further replies.

Source_III

Newbie level 4
Joined
Aug 18, 2015
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
188
We at Source III are proud to announce that version 10.1 of our software is now live. We've added a variety of feature improvements to all of our software platforms, with enhancements for VTRAN, VCAP, and DFTView that continue to improve upon our industry leading software. Below are some of the changes we've made in version 10.1.

What's New in VTRAN 10.1?


  • We have added a new feature for supporting Free Running Clocks in translations from WGL, STIL, and VCD/EVCD to Teradyne J750, Flex+, and iFLEX testers. This support includes Readback modules for these testers when translating back to a Verilog TestBench for Validation.
  • Improved support for LOOP_THRESHOLD and REPEAT_THRESHOLD features to compact test vectors during translations.
  • Further enhancements have been made to our MERGE_FILES capability. Now MERGE_FILES is able to fully support concatenating files with scan data.
  • Support for "escaped" signal names in VTRAN command files to allow for more flexibility with characters used as part of signal names.
  • Added a new option to the CREATE_STATISTICS feature in VTRAN which includes information about the names, period, number of cycles, and total test time for each timeset used in a test program, along with other signal states and transitions information in the report.
  • Added support for defining TIMING GROUPS for the Teradyne FLEX, iFLEX, FLEX+ and J750+ test interfaces.

We have also made substantial improvements to the VTRAN User Interface (VUI) that has now been enhanced to support vector translations while integrating both VCAP and DFTView capabilities to support and guide the flow. We hope these changes improve the value of not only VTRAN but also VCAP and DFTView to your organization.

What's New in VCAP?


  • Added a new CLOCK_IDENTIFIER analysis feature, which provides a mechanism for verification of clock behavior in simulation results, as well as an exploration tool to determine clock behavior and disqualify signals as clocks based on their behavior.
  • Significant improvements were made to timing analysis, designed to help identify signal timing behaviors in VCD/EVCD simulation files. It can also now be instructed to track and report waveform changes which occur in the file.

What's New in DFTView?

The File Compare capability has gone through substantial enhancements. Results can now be sorted on time (the default), signal name, miscompare type, source, or reference states. In addition, the results can now be easily further filtered after the compare operation has already been run.

We have also made numerous interface improvements throughout the application, to make working with DFTView easier than ever before.

Contact Source III Today

If you're interested in learning more about any of these changes to VTRAN, VCAP, DFTView, or you'd like to request a feature of your own, contact us today. In the meantime, we're busy at work preparing additional features to make your experience with Source III's products even better. Try our VTRAN software bundle today for free by requesting your free evaluation key.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top