Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The bipolar's Is variation with the process is too large in standard CMOS process, anyone could tell me how to compensation this effect ? Any way to self compensate process effect on chip?
Thanks very much!!!