Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Some SMPS control chips destroy themselves at power down?

Status
Not open for further replies.
T

treez

Guest
Hello,
Pages 14 and 15 of the NCP1217 PWM controller datasheet show that PWM controllers with an internal high voltage startup regulator have a definite chance of destroying themselves with destructive latch-up at power down.

The NCP1217 datasheet shows how to add external components in order to prevent this from happening.

(Eg with a flyback SMPS When switched off at the mains, the FET keeps switching as the primary DC bus collapses, and then the primary DC bus capacitor resonates with the primary inductance and actually swings negative due to the decaying rail voltage getting lower….since the primary DC bus is directly connected to the High voltage startup regulator of the chip, the negative swing wrecks the control chip).

NCP1217 PWM controller datasheet:
https://www.onsemi.com/pub_link/Collateral/NCP1217-D.PDF

Why for example does the L6566B pwm controller datasheet say nothing of this real and important problem?

L6566B pwm controller datasheet:
https://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00167474.pdf
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top