Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Some questions about level shifter.

Status
Not open for further replies.

elliot_cai

Newbie level 4
Joined
Apr 5, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,323
I'm designing a level shifter to convert 0~5v digital voltage to -15~25v. I know a four mos circuit can accomplish it.

1.That circuit must convert 0~5v to 0~25v, then convert it to -15~25v. Does it a circuit convert the voltage directly?
2.I add two mos to decrease the current when the voltage converts. How can I design the W/L of these six mos?
3.Concerned about the rise time and fall time, how to design the nmos/pmos in first 0~5v to 0~25v circuit and second 0~25v to -15~25v circuit?

Please help me! Thanks!
 

Could you plz post a image of the circuit?

Cheers
F.F. a.k.a. Powermos
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top