Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

some information regarding SPYGLASS

Status
Not open for further replies.

alpeshchokshi

Full Member level 2
Joined
Mar 5, 2006
Messages
127
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,296
Location
San Jose, CA
Activity points
2,064
hello friends,
i need the reference material or any link regarding
SPYGLASS tool which is used for ASIC verification?????

Thanks in advance
 

SPYGLASS is a tool from Atrenta. U can search there website for demo also.

This tool is differebt from other code analysis tools.
It synthesizes the design then u can analyse for.

1. Cross Clock domain,DFT check, Synthesis check, Coding style and many more.

infact a better tool
 

SPYGLASS is now a days sign off tool for linting.
 

Yes. Spyglass is a tools for the code level checking. It looks like a lint tools. But I heard the new version spyglass can estimate the pr congestion. It is based on simple synthesis. It is a good tool to integrate all coding problem. But personally, I think all other tools such as DC and back end pnr tools can give you enough info to modify your code, if you take the warning seriously.
 

So, is it must or nice to have?
Is this a RTL Code Hand-Off Sign-Off tool?
 

With the complexity of design and agressive schedules any issue found in Last stage is overhead.
If you find some issue at RTL level it is good.

So it is "MUST".
 

Sign-Off tool for RTL- thank you!
 

How much is spyglass license price?
 

It is very costly for a single user. Generally corporates have a deal so it comes less for them.
 

mail4idle2, what's about negative hold constraints? do you familiar with it?
 

Please take a look at this post: https://www.edaboard.com/threads/269890/
As you could see there, input/output -min delays have negative values.
Could you please check whether the constraints are correct there?
Just click on the attached image there and it will be zoomed in.
Thank you!
 

What about hundreds of thousands? If you are curious ...
 

What about hundreds of thousands? If you are curious ...

It seems too costly. I run spyglass from time to time for linting. But I dont think it is worthy so much.

- - - Updated - - -

What about hundreds of thousands? If you are curious ...

It seems too costly. I run spyglass from time to time for linting. But I dont think it is worthy so much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top