Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Solder mask (negative layer) for QFN package

Status
Not open for further replies.

liletian

Full Member level 6
Joined
Mar 5, 2008
Messages
337
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
3,790
Hi Guys
It looks like normally people put a solder mask (negative layer) at the center of the QFN package. In other words, the QFN package in the PCB board is lower(thinner) than other place. I am thinking it is because in this way, you can easily put the chip on the right place?
Is it regular to have a solder mask (negative layer) for QFN package. For exaple, for QFN 5x5 package, you will put a 3.5x3.5 tstop(solder mask) at the center of the QFN package place. The only reason I can think is it probably easy to fit.
Can anyone comment on this?
Thanks a lot
 

Have a look for IPC-7093 Design and Assembly Process Implementation for Bottom Terminated Components. Even if you have to actualy purchase it from the IPC it is worth it, it covers all aspects of dealing with QFN and other BTC's.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top