Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Software set, hardware clear register behavior?

Status
Not open for further replies.

yuhiub90

Member level 2
Joined
Aug 2, 2012
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Hanoi, Vietnam, Vietnam
Activity points
1,618
Guys,

In hardware/software interfacing, can I implement a mechanism like this, software write 1 to a bit of register to initiate operation, hardware receive 1, do its job and automatically clear the bit to 0.
I see the mechanism of hardware set, software clear in interrupt handling, but don't know if the reverse one exists in embedded programming world.

Thanks
 

Hi,

Both is useful.

Hardware set:
Imagine a UART receive periferal. In coming data set a bit. If you fetch it per software you can clear the bit.

Hardware clear:
Imagine a UART transmit periferal. Trans mit a data to the periferal by software and automatically a busy bit is set.
It is cleared by hardware when transmission is complete.

Klaus
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top