Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SoC functional verification

Status
Not open for further replies.

xirix

Full Member level 2
Joined
Jun 26, 2001
Messages
123
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Location
Romania
Activity points
939
In a SoC with a standard bus connectivity (OCP), what is the appropriate method for functional testing?
 

andromeda

Member level 3
Joined
Sep 26, 2002
Messages
65
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,149
In SoC which use OCP as main on-chip bus:
- for block-level verification, you need OCP reusable verification component (eVC if you use Specman – you could buy it from Vericity or IP suppliers, or BFM in Verilog, VHDL or Vera) to build consistent verification environment for all sub-modules
- for top-level verification, if it is black-box it is not important which on-chip bus you use, if it is grey/white box, you need some OCP protocol checkers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top