Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SoC Encounter Question- why is the pin unconnected

Status
Not open for further replies.

Psychotic_Waltz

Newbie level 6
Joined
Oct 2, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
SoC Encounter Question

Hello,

while i am working on a small design and after finishing In-Place Optimization and Nanoroute i check the geometry and i get a violation which is show in the picture below:


**broken link removed**

why is this pin unconnected? do you now any way to fix problems like this?

Thanks in advance
 

jbeniston

Advanced Member level 1
Joined
May 5, 2005
Messages
462
Helped
106
Reputation
214
Reaction score
74
Trophy points
1,308
Activity points
3,434
SoC Encounter Question

can you manually route the net?
 

Psychotic_Waltz

Newbie level 6
Joined
Oct 2, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
Re: SoC Encounter Question

I am kind of a beginner in SOC encounter as you can see!but i will give it a try !
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,731
Re: SoC Encounter Question

Maybe you can check the design (ex: Verilog gate-level netlist) to see if this pin has connected to anywhere ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top