Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SoC Encounter: mincut geometry violation

Status
Not open for further replies.
S

sonofflynn

Junior Member level 2
Joined
Mar 22, 2012
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,426
After routing my design with nanoroute and running verifyGeometry, I get multiple mincut via violations. I tried setting the number of cuts to two and this fixed some of the violations, but I can't seem to get rid of all of them. Does anyone have experience with this? Thanks.

Here is an example of one of the violations:

Regular Via of Net x1 & Regular Via of Net x1
Actual: 1 Min: 2 |(M4 FT) bbox = (488.540, 332.860)(489.780, 334.100)

All of these vioations seems to occur on layer M4
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top