Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SOC encounter Filler cell short errors

Status
Not open for further replies.

a_mythpi

Junior Member level 1
Joined
Mar 17, 2013
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,410
Hello people!

I am trying to do floor planning for my design for the first time. Actually I have done the basic fllorplanning and have placed the i/o pads as well but not the macro cells ( placement in the core area) yet. I verified the geometry after this step and found a lot of spacing violations and short violations at the corner pads. I corrected the spacing violations by adjusting the die size of the floorplan. But now I have the short violations ( All the spacing violations also got converted to short violations). Can anyone please tell me how I can correct those. I have attached a snap shot. Thank you snapshot.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top