Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

slice delay product in xilinx

Status
Not open for further replies.

gnoble29

Member level 1
Member level 1
Joined
Jun 30, 2010
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Visit site
Activity points
1,528
Anyone can plz tell me what is the meaning of slice delay product??How to calculate slice delay product in Xilinx ?
 

Is it related to ping pong products? 0_o

Not sure what you are looking for, but if you want to know delays between the various elements in a slice etc, then do the following 3 things:

1 - download the datasheet for your particular fpga
2 - look under "CLB Switching Characteristics" in the datasheet you just downloaded
3 - run the command "speedprint" that is installed along with ISE. It should be at something like: <INSTALL_PATH>/ISE_DS/ISE/bin/lin/speedprint , or similar location for windoze.

For example, to get all sorts of info on delays for a spartan-6 SLX45 you would run:

speedprint xc6slx45 speedgrade 3

And you will notice that all the gibberish it spits out looks suspiciously much like the information in the datasheet I mentioned earlier. So you can use the datasheet to help interpret what all those symbols mean.

Now if all that does not answer your question, I'm afraid you'll have to explain what you mean with "slice delay product" because I never heard of that exact 3 word combination in Xilinx country...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top