Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is a good question, reason I could think of was, generally the output stage is made up of a PNP/P-channel mosfet and an NPN/N-channel mosfet in a totem pole fashion. For a given Si area PNP/Pchannel mosfet have lower current capacity in comparison to N channel devive. This is because holes have a lower mobility than electrons.