Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

'sine' remains a black box since it has no binding entity (in test bench)

sangitacp93

Newbie
Joined
Jun 1, 2020
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
57
Hey,

The simulation gives a warning error of "
[VRFC 10-4940] 'sine' remains a black box since it has no binding entity ["C:/Users/L/.../L.srcs/sim_1/new/L_tb.vhd":35]"

So at simulation output also has 'U' value.

I am using Vivado 2019.2, library is set to 'work' , file type is 'VHDL' and it is used for both 'simulation' and 'synthesis'.

What am I missing in the test bench or any setting ??

Thank you in advance. I appreciate.
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,368
Helped
290
Reputation
580
Reaction score
286
Trophy points
1,373
Location
Germany
Activity points
10,413
Recheck whether all design/test sub-modules have been added to your project before running simulation.
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top