simulation in xilinx blockset and silmulink matlab incorrert ????

Thread starter boyzzun
Start date Mar 30, 2014

Status: Not open for further replies.

Mar 30, 2014

boyzzun

Junior Member level 1

hi guys, i have project about adaptive filter, i built a model in system generator based on hldcoderlms,but when i start with first tap of filter the result between hdl coder(simulink matlab) and my model (on system generator) is incorrecrt (or i can say wrong), but i dont know why, please help me
PS: if anyone has model system generator of LMS FIR can supprort for me,its verry helpful with me right now

Attachments

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
R
A way to reduce simulation time
- Started by Raeiu
- Feb 2, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
Varying Verilog code simulation results in "Xilinx Vivado" compared to "Xilinx ISE"
- Started by FlyingDutch
- Sep 4, 2022
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design