Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulation for a NMOS-CAP

Status
Not open for further replies.

kumar123

Member level 3
Joined
Sep 5, 2006
Messages
57
Helped
9
Reputation
18
Reaction score
6
Trophy points
1,288
Activity points
1,639
Hi Experts,

I would like to do an analysis on NMOS-CAP attached herewith what i try to do is extraction of DC capacitance that is viewd between terminals N1 and N2

can anybody suggest type of analysis to be done to get proper CV and IV characteristics in SPICE?

moreover for a good NMOS cap what would be ESR should it be low ?

apart from that could you please let me know is there anyway to find out ESR value for the attached figure from the SPICE simulation? if yes, what analysis has to be run ?

Thanks in advance for providing valueable information on this

Kumar

1_1157527473.JPG
 

Hughes

Advanced Member level 3
Joined
Jun 10, 2003
Messages
717
Helped
113
Reputation
226
Reaction score
25
Trophy points
1,298
Activity points
5,984
You may use a dc current source to inject charge to the gate. Use .IC to set initial value:
Code:
IG 0 N1 1nA
M1 N2 N1 N2 N2 NMOS W= L=
.IC V(N1)=-1
Now do a transient analysis. From C=Q/V, you can calculate the C.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top